

REMARKS

Claims 29-37 are presented for consideration, with Claims 29 and 37 being independent.

Claims 29-37 were originally presented in the Supplemental Preliminary Amendment filed February 20, 2008, which was filed in connection with Applicants' Request for Participation in the Patent Prosecution Highway Program, but were not considered in the Office Action. Editorial changes have been made to Claims 29 and 37.

Applicants are submitting concurrently herewith a Submission of Replacement Sheets of Drawings with Figures 2, 13 and 14 amended as required in the objection to the drawings set forth on page 2 of the Office Action. Approval of the Replacement Sheets is respectfully requested.

Claims 1-19 and 26-28 were rejected under 35 U.S.C. §112, second paragraph, as allegedly being indefinite for the reasons set forth on pages 2-4 of the Office Action. This rejection is deemed to be moot in view of the cancellation of Claims 1-28. The grounds for this rejection, however, have been taken into consideration in amending Claims 29 and 37 as shown above.

Claims 1, 2, 4-12 and 17-19 were rejected under 35 U.S.C. §102(e) as allegedly being anticipated by Hashimoto '453. In addition, Claims 20-28 were rejected under 35 U.S.C. §103 as allegedly being obvious over Hashimoto in view of Ishizuki '813.

Without conceding to the propriety of these rejections, Claims 1-28 have been cancelled. These rejections are therefore deemed to be moot and should be withdrawn.

Applicants also wish to point out that Hashimoto has a U.S. filing date of April 1, 2003, and is thus predated by Applicants' priority document JP 2003-061288, which was filed on March 7, 2003. A certified translation of this priority document is enclosed herewith to remove Hashimoto as a reference.

It is submitted that Claims 29 and 37 are patentable over the cited art.

In Claim 29, a drive circuit comprises a plurality of current signal generation circuits for outputting the current signal to each of a plurality of display units, a current signal output line to which outputs of the plurality of current signal generation circuits are commonly connected, and a control circuit for controlling each of the plurality of current signal generation circuits to be a current signal output state capable of evaluating an output of one of the plurality of current signal generation circuits. In addition, a correction value output circuit evaluates the output of one of the plurality of current signal generation circuits on a basis of the current values output through the current signal output line to output a correction value according to an evaluation result, and a correction circuit corrects an image signal supplied to the current signal generation circuits by means of the correction value.

Claim 37 relates to an evaluation method of a drive circuit and includes, among other steps, evaluating an output of one of the current signal generation circuits on a basis of the current values output through the current signal output line and outputting a correction value according to the evaluation result, and correcting an image signal supplied to the current signal generation circuits by the correction value.

Accordingly, it is submitted that Applicants' invention as set forth in independent Claims 29 and 37 is patentable over the cited art. In addition, dependent Claims 30-36 set forth additional features of Applicants' invention. Independent consideration of the dependent claims is respectfully requested.

In view of the foregoing, reconsideration and allowance of this application is deemed to be in order and such action is respectfully requested.

Applicants' undersigned attorney may be reached in our Washington, D.C. office by telephone at (202) 530-1010. All correspondence should continue to be directed to our below-listed address.

Respectfully submitted,

/Scott D. Malpede/

---

Scott D. Malpede  
Attorney for Applicants  
Registration No. 32,533

FITZPATRICK, CELLA, HARPER & SCINTO  
30 Rockefeller Plaza  
New York, New York 10112-3801  
Facsimile: (212) 218-2200

SDM/vnm

FCHS\_WS 2165912v1